SN54AHC373, SN74AHC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS235H - OCTOBER 1995 - REVISED FEBRUARY 2002

- Operating Range 2-V to 5.5-V V_{CC}
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description


The 'AHC373 devices are octal transparent D-type latches designed for 2-V to 5.5-V V_{CC} operation.

When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the D inputs.


A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

SN54AHC373 . . . J OR W PACKAGE SN74AHC373...DB, DGV, DW, N, NS, OR PW PACKAGE (TOP VIEW)



SN54AHC373 . . . FK PACKAGE (TOP VIEW)



To ensure the high-impedance state during power up or power down, $\overline{\sf OE}$ should be tied to $\sf V_{CC}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ORDERING INFORMATION


TA	PACKA	GE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74AHC373N	SN74AHC373N
	SOIC - DW	Tube	SN74AHC373DW	AHC373
	30IC - DW	Tape and reel	SN74AHC373DWR	ALICS73
–40°C to 85°C	SOP – NS	Tape and reel	SN74AHC373NSR	AHC373
	SSOP – DB	Tape and reel	SN74AHC373DBR	HA373
	TSSOP – PW	Tape and reel	SN74AHC373PWR	HA373
	TVSOP – DGV	Tape and reel	SN74AHC373DGVR	HA373
	CDIP – J	Tube	SNJ54AHC373J	SNJ54AHC373J
–55°C to 125°C	CFP – W	Tube	SNJ54AHC373W	SNJ54AHC373W
	LCCC – FK	Tube	SNJ54AHC373FK	SNJ54AHC373FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (each latch)

	INPUTS		OUTPUT
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q_0
Н	X	Χ	Z

logic diagram (positive logic)



SN54AHC373, SN74AHC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS235H - OCTOBER 1995 - REVISED FEBRUARY 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		0.5 V to 7 V
Input voltage range, V _I (see Note 1)		0.5 V to 7 V
Output voltage range, VO (see Note 1)		-0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)		–20 mA
Output clamp current, IOK (VO < 0 or VO > VCO	c)	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$		±25 mA
Continuous current through V _{CC} or GND		±75 mA
Package thermal impedance, θ _{JA} (see Note 2)	: DB package	70°C/W
•	DGV package	92°C/W
	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
	PW package	83°C/W
Storage temperature range, T _{stq}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

			SN54A	AHC373 SN74AHC373			LINUT	
			MIN	MAX	MIN	MAX	UNIT	
Vсс	Supply voltage		2	5.5	2	5.5	V	
		V _{CC} = 2 V	1.5		1.5			
VIН	High-level input voltage	V _{CC} = 3 V	2.1		2.1		V	
		V _{CC} = 5.5 V	3.85		3.85			
		V _{CC} = 2 V		0.5		0.5		
VIL	Low-level input voltage	V _{CC} = 3 V		0.9		0.9	V	
		$V_{CC} = 5.5 \text{ V}$		1.65		1.65		
٧ı	Input voltage	-	0	5.5	0	5.5	V	
٧o	Output voltage		0	VCC	0	VCC	V	
		$V_{CC} = 2 V$		-50		-50	μΑ	
ІОН	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4		-4	mA	
		$V_{CC} = 5 V \pm 0.5 V$		-8		-8	IIIA	
		V _{CC} = 2 V		50		50	μΑ	
loL	Low-level output current	$V_{CC} = 3.3 V \pm 0.3 V$		4		4	mA	
		$V_{CC} = 5 V \pm 0.5 V$		8		8	ША	
A+/A>4	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	ns/V	
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$		20		20	115/V	
TA	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN54AHC373, SN74AHC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS235H - OCTOBER 1995 - REVISED FEBRUARY 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	T	A = 25°C	•	SN54A	HC373	SN74AI	UNIT	
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	0.1 0.1 0.1 0.44 0.44 ±1	UNIT
		2 V	1.9			1.9		1.9		
	I _{OH} = -50 μA	3 V	2.9			2.9		2.9		
VOH		4.5 V	4.4			4.4		4.4		V
	I _{OH} = -4 mA	3 V	2.58			2.48		2.48		
	I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		
		2 V			0.1		0.1		0.1	
	I _{OL} = 50 μA	3 V			0.1		0.1		0.1	
VOL		4.5 V			0.1		0.1		0.1	V
	I _{OL} = 4 mA	3 V			0.36		0.5		0.44	
	I _{OL} = 8 mA	4.5 V			0.36		0.5		0.44	
IĮ	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1		±1*		±1	μΑ
loz	$V_I = V_{IH}$ or V_{IL} , $V_O = V_{CC}$ or GND	5.5 V			±0.25		±2.5		±2.5	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V	·		4		40		40	μΑ
C _i	V _I = V _{CC} or GND	5 V	·	4	10				10	pF
Co	$V_O = V_{CC}$ or GND	5 V		6						pF

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 \text{ V}$.

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		SN54AHC373		SN74AHC373		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration, LE high	5		5		5		ns
t _{su}	Setup time, data before LE↓	4		4		4		ns
th	Hold time, data after LE↓	1		1		1		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 2	25°C	SN54AI	HC373	SN74AHC373		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration, LE high	5		5		5		ns
t _{su}	Setup time, data before LE↓	4		4		4		ns
t _h	Hold time, data after LE↓	1		1		1		ns



switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	T,	գ = 25°C	;	SN54A	HC373	SN74AI	HC373	LINIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	D	Q	C _I = 15 pF		7.3*	11.4*	1*	13.5*	1	13.5	ns
^t PHL	D	Q	CL = 15 pr		7.3*	11.4*	1*	13.5*	1	13.5	110
^t PLH	LE	Q	LE Q C _L = 15 pF		7*	11*	1*	13*	1	13	ns
^t PHL	LL	Q	GE = 13 bis		7*	11*	1*	13*	1	13	110
^t PZH	ŌĒ	Q	C _L = 15 pF		7.3*	11.4*	1*	13.5*	1	13.5	ns
^t PZL		Q	GL = 15 pr		7.3*	11.4*	1*	13.5*	1	13.5	110
^t PHZ	ŌĒ	Q	C _I = 15 pF		7*	10*	1*	12*	1	12	ns
t _{PLZ}		OE	ď	OL = 13 pi		7*	10*	1*	12*	1	12
^t PLH	D	Q	C _L = 50 pF		9.8	14.9	1	17	1	17	ns
^t PHL	Ь	Q	CL = 50 pr		9.8	14.9	1	17	1	17	110
^t PLH	LE	Q	C _L = 50 pF		9.5	14.5	1	16.5	1	16.5	ns
^t PHL	LL	Q	GL = 30 pr		9.5	14.5	1	16.5	1	16.5	110
^t PZH		Q	C _L = 50 pF		9.8	14.9	1	17	1	17	20
^t PZL	ŌĒ	Q	CL = 30 pr		9.8	14.9	1	17	1	17	ns
^t PHZ		Q	C ₁ = 50 pF		9.5	13.2	1	15	1	15	ns
t _{PLZ}	ŌĒ	ď	OL = 30 bis		9.5	13.2	1	15	1	15	110
tsk(o)			C _L = 50 pF			1.5**				1.5	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	Т,	Δ = 25°C	;	SN54A	HC373	SN74A	HC373	LINIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
^t PLH	D	0	Q C _I = 15 pF		5*	7.2*	1*	8.5*	1	8.5	no	
t _{PHL}]	Q	C _L = 15 pF		5*	7.2*	1*	8.5*	1	8.5	ns	
^t PLH	LE	Q	C _L = 15 pF		4.9*	7.2*	1*	8.5*	1	8.5	ns	
^t PHL	LE	ď	CL = 15 pr		4.9*	7.2*	1*	8.5*	1	8.5	115	
^t PZH	ŌĒ	Q	C 15 pE		5.5*	8.1*	1*	9.5*	1	9.5	ns	
^t PZL	OE	α	C _L = 15 pF		5.5*	8.1*	1*	9.5*	1	9.5	115	
^t PHZ		Q	C _I = 15 pF		5*	7.2*	1*	8.5*	1	8.5	ns	
^t PLZ	ŌĒ	OE	y	C[= 15 pi		5*	7.2*	1*	8.5*	1	8.5	115
^t PLH	D	Q	C _L = 50 pF		6.5	9.2	1	10.5	1	10.5	ns	
^t PHL		y	CL = 50 pr		6.5	9.2	1	10.5	1	10.5	115	
^t PLH	LE	Q	C _L = 50 pF		6.4	9.2	1	10.5	1	10.5	ns	
^t PHL		y	CL = 30 pr		6.4	9.2	1	10.5	1	10.5	115	
^t PZH		Q	C _L = 50 pF		7	10.1	1	11.5	1	11.5	20	
^t PZL	ŌĒ	y	CL = 30 pr		7	10.1	1	11.5	1	11.5	ns	
^t PHZ	<u> </u>	Q	C _L = 50 pF		6.5	9.2	1	10.5	1	10.5	ns	
t _{PLZ}	OE .	ŌE Q	Q C[= 50 βF		6.5	9.2	1	10.5	1	10.5	119	
^t sk(o)			C _L = 50 pF			1**				1	ns	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

^{**} On products compliant to MIL-PRF-38535, this parameter does not apply.



^{**} On products compliant to MIL-PRF-38535, this parameter does not apply.

SN54AHC373, SN74AHC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS235H - OCTOBER 1995 - REVISED FEBRUARY 2002

noise characteristics, V_{CC} = 5 V, C_L = 50 pF, T_A = 25°C (see Note 4)

	PARAMETER		SN74AHC373		
	PARAMETER	MIN	MAX	UNIT	
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.8	V	
V _{OL} (V)	Quiet output, minimum dynamic V _{OL}		-0.8	V	
VOH(V)	Quiet output, minimum dynamic VOH	4.1		V	
VIH(D)	High-level dynamic input voltage	3.5		V	
V _{IL(D)}	Low-level dynamic input voltage		1.5	V	


NOTE 4: Characteristics are for surface-mount packages only.

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST C	ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	18	pF



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \ \Omega$, $t_f \leq 3 \ ns$, $t_f \leq 3 \ ns$.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated