

SCLS450E - DECEMBER 1999 - REVISED JULY 2003

- 2-V to 5.5-V V_{CC} Operation
- Max t_{pd} of 11 ns at 5 V
- Support Mixed-Mode Voltage Operation on All Ports
- Schmitt-Trigger Circuitry on \overline{A} , B, and \overline{CLR} Inputs for Slow Input Transition Rates
- **Overriding Clear Terminates Output Pulse**
- **Glitch-Free Power-Up Reset on Outputs**



Ioff Supports Partial-Power-Down Mode Operation

- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



NC - No internal connection

description/ordering information

ORDERING INFORMATION

T _A	PACK	AGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOIC - D	Tube of 40	SN74LV221AD	LV221A
	3010 - 0	Reel of 2500	SN74LV221ADR	LVZZTA
	SOP – NS	Reel of 2000	SN74LV221ANSR	74LV221A
-40°C to 85°C	SSOP – DB	Reel of 2000	SN74LV221ADBR	LV221A
-40 C 10 85 C		Tube of 90	SN74LV221APW	
	TSSOP – PW	Reel of 2000	SN74LV221APWR	LV221A
		Reel of 250	SN74LV221APWT	
	TVSOP – DGV	Reel of 2000	SN74LV221ADGVR	LV221A
	CDIP – J	Tube of 25	SNJ54LV221AJ	SNJ54LV221AJ
–55°C to 125°C	CFP – W	Tube of 150	SNJ54LV221AW	SNJ54LV221AW
	LCCC – FK	Tube of 55	SNJ54LV221AFK	SNJ54LV221AFK

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty, Production processing does not necessarily include testing of all narameters



Copyright © 2003, Texas Instruments Incorporated

SCLS450E - DECEMBER 1999 - REVISED JULY 2003

description/ordering information (continued)

The 'LV221A devices are dual multivibrators designed for 2-V to 5.5-V V_{CC} operation. Each multivibrator has a negative-transition-triggered (\overline{A}) input and a positive-transition-triggered (B) input, either of which can be used as an inhibit input.

The 'LV221A devices are dual multivibrators designed for 2-V to 5.5-V V_{CC} operation. Each multivibrator has a negative-transition-triggered (\overline{A}) input and a positive-transition-triggered (B) input, either of which can be used as an inhibit input.

These edge-triggered multivibrators feature output pulse-duration control by three methods. In the first method, the \overline{A} input is low and the B input goes high. In the second method, the B input is high and the \overline{A} input goes low. In the third method, the \overline{A} input is low, the B input is high, and the clear (\overline{CLR}) input goes high.

The output pulse duration is programmable by selecting external resistance and capacitance values. The external timing capacitor must be connected between Cext and Rext/Cext(positive) and an external resistor connected between Rext/Cext and VCC. To obtain variable pulse durations, connect an external variable resistor between Rext/Cext and VCC. The output pulse duration also can be reduced by taking CLR low.

Pulse triggering occurs at a particular voltage level and is not related directly to the transition time of the input pulse. The A, B, and CLR inputs have Schmitt triggers with sufficient hysteresis to handle slow input transition rates with jitter-free triggering at the outputs.

Once triggered, the outputs are independent of further transitions of the A and B inputs and are a function of the timing components, or the output pulses can be terminated by the overriding clear. Input pulses can be of any duration relative to the output pulse. Output pulse duration can be varied by choosing the appropriate timing components. Output rise and fall times are TTL compatible and independent of pulse duration. Typical triggering and clearing sequences are illustrated in the input/output timing diagram.

The variance in output pulse duration from device to device typically is less than ±0.5% for given external timing components. An example of this distribution for the 'LV221A is shown in Figure 8. Variations in output pulse duration versus supply voltage and temperature are shown in Figure 5.

During power up, Q outputs are in the low state, and \overline{Q} outputs are in the high state. The outputs are glitch free, without applying a reset pulse.

These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

Pin assignments are identical to those of the 'AHC123A and 'AHCT123A devices, so the 'LV221A can be substituted for those devices not using the retrigger feature.

For additional application information on multivibrators, see the application report Designing With The SN74AHC123A and SN74AHCT123A, literature number SCLA014.




SCLS450E - DECEMBER 1999 - REVISED JULY 2003


-		-	NCTION)
	INPUTS		OUTR	PUTS	FUNCTION
CLR	Ā	В	Q	Q	FUNCTION
L	Х	Х	L	Н	Reset
н	Н	Х	L	Н	Inhibit
н	Х	L	L	Н	Inhibit
н	L	\uparrow	л	ប	Outputs enabled
Н	\downarrow	Н	л	U	Outputs enabled
^†	L	Н	л	ប	Outputs enabled

⁺ This condition is true only if the output of the latch formed by the NAND gate has been conditioned to the logic 1 state <u>prior</u> to CLR going high. This latch is conditioned by taking either A high or B low while CLR is inactive (high).

logic diagram, each multivibrator (positive logic)



input/output timing diagram





SCLS450E - DECEMBER 1999 - REVISED JULY 2003

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

DGV package NS package PW package	$\begin{array}{c} -0.5 \ V \ to \ 7 \ V \\ -0.5 \ V \ to \ V_{CC} + 0.5 \ V \\ -0.5 \ V \ to \ 7 \ V \\ -20 \ mA \\ \pm 50 \ mA \\ \pm 25 \ mA \\ \pm 50 \ mA \\ \pm 50 \ mA \\ 125 \ mA \\ -20 \ c/W \\ 82^{\circ}C/W \\ -20 \ c/W \\ -2$
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 5.5 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS450E - DECEMBER 1999 - REVISED JULY 2003

recommended operating conditions (see Note 4)

			SN54L	V221A	SN74L	V221A	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2	5.5	2	5.5	V
		$V_{CC} = 2 V$	1.5		1.5		
V	High lovel input veltage	V_{CC} = 2.3 V to 2.7 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		v
VIH	High-level input voltage	V_{CC} = 3 V to 3.6 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		v
		V_{CC} = 4.5 V to 5.5 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		
		$V_{CC} = 2 V$		0.5		0.5	
M		V_{CC} = 2.3 V to 2.7 V		$V_{CC} imes 0.3$		$V_{CC} \times 0.3$	v
VIL	Low-level input voltage	V_{CC} = 3 V to 3.6 V		$V_{CC} imes 0.3$		$V_{CC} \times 0.3$	v
		V_{CC} = 4.5 V to 5.5 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	
VI	Input voltage		0	5.5	0	5.5	V
VO	Output voltage		0	Vcc	0	VCC	V
		$V_{CC} = 2 V$		-50		-50	μA
lou	High-level output current	V_{CC} = 2.3 V to 2.7 V	50	-2		-2	
ЮН	Figh-level output current	V_{CC} = 3 V to 3.6 V	20	-6		-6	mA
		V_{CC} = 4.5 V to 5.5 V	44	-12		-12	
		$V_{CC} = 2 V$		50		50	μA
		V_{CC} = 2.3 V to 2.7 V		2		2	
IOL	Low-level output current	V_{CC} = 3 V to 3.6 V		6		6	mA
		V_{CC} = 4.5 V to 5.5 V		12		12	
Р.	External timing resistance	$V_{CC} = 2 V$	5k		5k		Ω
R _{ext}	External timing resistance	$V_{CC} \ge 3 V$	1k		1k		52
C _{ext}	External timing capacitance		No res	striction	No res	triction	pF
Δt/ΔV _{CC}	Power-up ramp rate		1		1		ms/∖
T _A	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS450E – DECEMBER 1999 – REVISED JULY 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

D		TEST CONDITIONS		SN54	4LV221A		SN74	LV221A		
P/	ARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
		I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} -0.1			V _{CC} -0.1			
Vari		I _{OH} = -2 mA	2.3 V	2			2			V
Vон		I _{OH} = -6 mA	3 V	2.48			2.48			v
		I _{OH} = -12 mA	4.5 V	3.8			3.8			
		I _{OL} = 50 μA	2 V to 5.5 V			0.1			0.1	
Vai		I _{OL} = 2 mA	2.3 V			0.4			0.4	V
VOL		I _{OL} = 6 mA	3 V		hr	0.44			0.44	v
		I _{OL} = 12 mA	4.5 V		VII.	0.55			0.55	
	R _{ext} /C _{ext} †	VI = 5.5 V or GND	2 V to 5.5 V		R	±2.5			±2.5	
Ц			0		1	±1			±1	μA
	\overline{A} , B, and \overline{CLR}	V _l = 5.5 V or GND	0 to 5.5 V	D <i>I</i> .,	5	±1			±1	
ICC	Quiescent	$V_I = V_{CC} \text{ or GND}, I_O = 0$	5.5 V	20,		20			20	μA
			2.3 V	Q.		220			220	
1	Active state	$V_{I} = V_{CC}$ or GND,	3 V			280			280	
ICC	(per circuit)	$R_{ext}/C_{ext} = 0.5 V_{CC}$	4.5 V			650			650	μA
			5.5 V			975			975	
Ioff		$V_{I} \text{ or } V_{O} = 0 \text{ to } 5.5 \text{ V}$	0						5	μA
<u>C</u> .			3.3 V		1.9			1.9		nE
Ci		$V_{I} = V_{CC}$ or GND	5 V		1.9			1.9		рF

[†] This test is performed with the terminal in the off-state condition.

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

			T _A = 2	25°C	SN54L	/221A	SN74L	/221A	UNIT
			MIN	MAX	MIN	МАХ	MIN	MAX	UNIT
	Pulse duration	CLR	6		6.5	11-	6.5		
tw	Fuse duration	A or B trigger	6		6.5		6.5		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

			T _A = 2	25°C	SN54L\	/221A	SN74L	/221A	UNIT
			MIN	MAX	MIN	МАХ	MIN	MAX	UNIT
	Pulse duration	CLR	5		5	11-	5		
tw		A or B trigger	5		5		5		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = 2	25°C	SN54LV	221A	SN74L	/221A	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Pulse duration	CLR	5		5	Un	5		ns
۲W	Fuise duration	A or B trigger	5		5		5		115



SCLS450E - DECEMBER 1999 - REVISED JULY 2003

	characteristics				free-air	temperature	range,
V _{CC} = 2.5 V	$\prime \pm$ 0.2 V (unless o	otherwis	se noted) (see Fig	jure 1)		-	•

PARAMETER	FROM	то	TEST	Т	4 = 25°C	;	SN54L	/221A	SN74L	V221A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	A or B	Q or Q			14.6*	31.4*	1*	37*	1	37	
^t pd	CLR	Q or Q	C _L = 15 pF		13.2*	25*	1*	29.5*	1	29.5	ns
	CLR trigger	Q or Q			15.2*	33.4*	1*	39*	1	39	
	A or B	Q or Q			16.7	36	1	42	1	42	
^t pd	CLR	Q or Q	C _L = 50 pF		15	32.8	1	34.5	1	34.5	ns
	CLR trigger	Q or Q			17.4	38	1	<i>2</i> 44	1	44	
			$C_L = 50 \text{ pF},$ $C_{ext} = 28 \text{ pF},$ $R_{ext} = 2 \text{ k}\Omega$		203	260	" ^L Ong	320		320	ns
_{tw} †		Q or \overline{Q}	$\begin{array}{l} C_L = 50 \text{ pF},\\ C_{ext} = 0.01 \mu\text{F},\\ R_{ext} = 10 k\Omega \end{array}$	90	100	110	90	110	90	110	μs
			$\begin{array}{l} C_L = 50 \text{ pF},\\ C_{ext} = 0.1 \mu\text{F},\\ R_{ext} = 10 k\Omega \end{array}$	0.9	1	1.1	0.9	1.1	0.9	1.1	ms
Δt_w^{\ddagger}			CL = 50 pF		±1						%

* On products compliant to MIL-PRF-38535, this parameter is not production tested. † t_W = Pulse duration at Q and \overline{Q} outputs ‡ Δt_W = Output pulse-duration variation (Q and \overline{Q}) between circuits in same package

switching	characteristics	over	recommended	operating	free-air	temperature	range,
	/ \pm 0.3 V (unless o					•	•

PARAMETER	FROM	то	TEST	T,	₄ = 25° C	;	SN54L	/221A	SN74L	V221A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	A or B	Q or \overline{Q}			10.2*	20.6*	1*	24*	1	24	
^t pd	CLR	Q or \overline{Q}	C _L = 15 pF		9.3*	15.8*	1*	18.5*	1	18.5	ns
	CLR trigger	Q or \overline{Q}			10.6*	22.4*	1*	26*	1	26	
	A or B	Q or Q			11.8	24.1	1	27.5	1	27.5	
^t pd	CLR	Q or \overline{Q}	C _L = 50 pF		10.6	19.3	1	22	1	22	ns
	CLR trigger	Q or Q			12.3	25.9	1	29.5	1	29.5	
			$C_L = 50 \text{ pF},$ $C_{ext} = 28 \text{ pF},$ $R_{ext} = 2 k\Omega$		186	240	DUCT	300		300	ns
_{tw} †		Q or \overline{Q}	$\begin{array}{l} C_L = 50 \text{ pF},\\ C_{ext} = 0.01 \mu\text{F},\\ R_{ext} = 10 k\Omega \end{array}$	90	100	110	e 90	110	90	110	μs
			$\begin{array}{l} C_L = 50 \text{ pF},\\ C_{ext} = 0.1 \mu\text{F},\\ R_{ext} = 10 k\Omega \end{array}$	0.9	1	1.1	0.9	1.1	0.9	1.1	ms
Δt_w^{\ddagger}			CL = 50 pF		±1						%

* On products compliant to MIL-PRF-38535, this parameter is not production tested. † t_W = Pulse duration at Q and \overline{Q} outputs ‡ Δt_W = Output pulse-duration variation (Q and \overline{Q}) between circuits in same package



SCLS450E - DECEMBER 1999 - REVISED JULY 2003

switching characteristics over recommended operating V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1) free-air temperature range,

DADAMETED	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	T _A = 25°C		SN54LV221A		SN74LV221A			
PARAMETER				MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t pd	A or B	Q or Q	C _L = 15 pF		7.1*	12*	1*	14*	1	14	ns
	CLR	Q or \overline{Q}			6.5*	9.4*	1*	11*	1	11	
	CLR trigger	Q or Q			7.3*	12.9*	1*	15*	1	15	
^t pd	A or B	Q or Q			8.2	14	1	16	1	16	ns
	CLR	Q or Q	C _L = 50 pF		7.4	11.4	1	13	1	13	
	CLR trigger	Q or Q			8.6	14.9	1	17	1	17	
tw†			$C_L = 50 \text{ pF},$ $C_{ext} = 28 \text{ pF},$ $R_{ext} = 2 \text{ k}\Omega$		171	200	' Ona	240		240	ns
		Q or \overline{Q}	$\begin{array}{l} C_L = 50 \text{ pF},\\ C_{ext} = 0.01 \mu\text{F},\\ R_{ext} = 10 k\Omega \end{array}$	90	100	110	90	110	90	110	μs
		$\begin{array}{l} C_L = 50 \text{ pF},\\ C_{ext} = 0.1 \mu\text{F},\\ R_{ext} = 10 k\Omega \end{array}$	0.9	1	1.1	0.9	1.1	0.9	1.1	ms	
Δt_w^{\ddagger}			CL = 50 pF		±1						%


* On products compliant to MIL-PRF-38535, this parameter is not production tested. † t_W = Pulse duration at Q and \overline{Q} outputs ‡ Δt_W = Output pulse-duration variation (Q and \overline{Q}) between circuits in same package

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CO	V _{CC}	TYP	UNIT	
C _{pd}	Power dissipation capacitance	C _L = 50 pF,	f = 10 MHz	3.3 V	50	pF
				5 V	51	



SCLS450E - DECEMBER 1999 - REVISED JULY 2003



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns.

C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



SCLS450E - DECEMBER 1999 - REVISED JULY 2003

APPLICATION INFORMATION

caution in use

To prevent malfunctions due to noise, connect a high-frequency capacitor between V_{CC} and GND, and keep the wiring between the external components and Cext and Rext/Cext terminals as short as possible.

power-down considerations

Large values of Cext can cause problems when powering down the 'LV221A because of the amount of energy stored in the capacitor. When a system containing this device is powered down, the capacitor can discharge from V_{CC} through the protection diodes at pin 2 or pin 14. Current through the input protection diodes must be limited to 30 mA; therefore, the turn-off time of the V_{CC} power supply must not be faster than t = $V_{CC} \times C_{ext}/30$ mA. For example, if V_{CC} = 5 V and C_{ext} = 15 pF, the V_{CC} supply must turn off no faster than $t = (5 \text{ V}) \times (15 \text{ pF})/30 \text{ mA} = 2.5 \text{ ns.}$ Usually, this is not a problem because power supplies are heavily filtered and cannot discharge at this rate. When a more rapid decrease of V_{CC} to zero occurs, the 'LV221A can sustain damage. To avoid this possibility, use external clamping diodes.

output pulse duration

The output pulse duration, t_w , is determined primarily by the values of the external capacitance (C_T) and timing resistance (R_T). The timing components are connected as shown in Figure 2.




Figure 2. Timing-Component Connections

The pulse duration is given by:

 $t_w = K \times R_T \times C_T$

if C_T is ≥ 1000 pF, K = 1.0

or

if C_T is < 1000 pF, K can be determined from Figure 7

where:

tw = pulse duration in ns

 R_T = external timing resistance in k Ω

C_T = external capacitance in pF

K = multiplier factor


Equation 1 and Figure 3 or 4 can be used to determine values for pulse duration, external resistance, and external capacitance.




(1)

SCLS450E - DECEMBER 1999 - REVISED JULY 2003

APPLICATION INFORMATION[†]









[†]Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



SN54LV221A, SN74LV221A DUAL MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS SCLS450E - DECEMBER 1999 - REVISED JULY 2003

APPLICATION INFORMATION[†]





[†] Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.




PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins - MO-153


14/16/20/56 Pins – MO-194



MSOI002B - JANUARY 1995 - REVISED SEPTEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

D (R-PDSO-G**) 8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012



PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.




MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150




MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated